

Synthesis Without State Explosion from concurrent processes to netlists

Dennis Furey 18 November 2019


Plumstead Publishing



$$x \equiv (a \wedge b) \vee (a \wedge c) \vee (b \wedge c)$$




- \cdot presupposes a 4Φ (return to zero) protocol
- but x could drop prematurely




$$x \equiv (a \land b) \lor (a \land c) \lor (b \land c)$$


- \cdot presupposes a 4Φ (return to zero) protocol
- but x could drop prematurely



- \cdot presupposes a 4Φ (return to zero) protocol
- but x could drop prematurely



- presupposes a 4Φ (return to zero) protocol
- but x could drop prematurely



- \cdot presupposes a 4Φ (return to zero) protocol
- but x could drop prematurely








































isochronic forks to the rescue?

General observations


- There is no way to fix these circuits without cheating.
- "QDI" designers insist on isochronic forks as a workaround.
- · Logic gates might not be the best choice of primitives.
- Isochronic forks can be avoided with different primitives.




The gateless gate




- · only seven needed for universality
- · no more than four terminals each




- · only seven needed for universality
- · no more than four terminals each



- · only seven needed for universality
- · no more than four terminals each




- · only seven needed for universality
- · no more than four terminals each




- · only seven needed for universality
- · no more than four terminals each


























Petri nets



Petri nets



Petri nets



Local optimizations preserving observable behavior are a bonus.




Petri net models of DI primitives

$$a \longrightarrow c = b$$

MERGE

- · an open input transition for each input terminal
- · an open output transition for each output terminal
- $\boldsymbol{\cdot}$ internal places and transitions to constrain firing sequences

Compositionality





Benefits


- Petri Net models combine just like components in a circuit.
- The Petri net model is proportional in size to the circuit.
- · Things that look like they should be true are true!
- · and more ...




Analysis










new marking










another new marking









Reachability graphs





Reachability graphs




Transducers







Relational trace set recognizer



accepts quiescent and divergent traces only

Equivalence and refinement

For processes X and Y with identical alphabets and relational trace sets $[\![X]\!]$ and $[\![Y]\!]$

behavioral equivalence (processes are indistinguishable)

$$X \equiv Y \Leftrightarrow [\![X]\!] = [\![Y]\!]$$

refinement (Y is as good as X or better)

$$X \sqsubseteq Y \Leftrightarrow [\![X]\!] \supseteq [\![Y]\!]$$

A correct implementation refines its specification.




Specifications

Process combinators


for terminals $\mathbb T$ and Petri-net-modeled DI processes $\mathbb D$


Туре	Mnemonic	Description
$\mathbb{T} \to \mathbb{D}$	get	receive a signal
	put	send a signal
$ \overline{ (\mathbb{D} \times \mathbb{D}) \to \mathbb{D} } $	seq	do one after the other
	par	do both concurrently
	alt	do either but not both
	env	do only what's needed to interact
$\overline{ (\mathbb{D} \to \mathbb{D}) \to \mathbb{D}}$	fix	act as the solution to a recurrence





 $\mathsf{put}\ b$

 $\mathsf{seq}\;(\mathsf{get}\;a,\mathsf{put}\;b)$









repetition

$$loop = \lambda p. \text{ fix } \lambda f. \text{ seq } (p, f)$$

synchronization

$$j = loop \operatorname{seq} (\operatorname{par} (\operatorname{get} a, \operatorname{get} b), \operatorname{put} c)$$

4Φ handshake

$$h(a,b) = seq (seq (get a, put b), seq (get a, put b))$$

$$m = loop \text{ alt } (h(r_0, g_0), h(r_1, g_1))$$

repetition

$$loop = \lambda p. \text{ fix } \lambda f. \text{ seq } (p, f)$$

synchronization

$$j = loop \text{ seq } (par (get a, get b), put c)$$

4Φ handshake

$$h(a,b) = seq (seq (get a, put b), seq (get a, put b))$$

$$m = loop \text{ alt } (h(r_0, g_0), h(r_1, g_1))$$

repetition

$$loop = \lambda p. \text{ fix } \lambda f. \text{ seq } (p, f)$$

synchronization

$$j = loop \operatorname{seq} (\operatorname{par} (\operatorname{get} a, \operatorname{get} b), \operatorname{put} c)$$

4Φ handshake

$$h(a,b) = \text{seq } (\text{seq } (\text{get } a, \text{put } b), \text{seq } (\text{get } a, \text{put } b))$$

$$m = loop \ alt \ (h(r_0, g_0), h(r_1, g_1))$$

repetition

$$loop = \lambda p. \text{ fix } \lambda f. \text{ seq } (p, f)$$

synchronization

$$j = loop \text{ seq } (\mathsf{par} \ (\mathsf{get} \ a, \mathsf{get} \ b), \mathsf{put} \ c)$$

$$h(a,b) = seq (seq (get a, put b), seq (get a, put b))$$

$$m = loop \text{ alt } (h(r_0, g_0), h(r_1, g_1))$$

repetition

$$loop = \lambda p. \text{ fix } \lambda f. \text{ seq } (p, f)$$

synchronization

$$j = loop \text{ seq } (par (get a, get b), put c)$$

4Φ handshake

$$h(a,b) = \text{seq } (\text{seq } (\text{get } a, \text{put } b), \text{seq } (\text{get } a, \text{put } b))$$

$$m = loop$$
 alt $(h(r_0, g_0), h(r_1, g_1))$

nacking arbiter

$$n = loop (F alt) (F seq)^* \langle$$

$$\langle get r_0, put g_0, get r_0, put g_0 \rangle,$$

$$\langle get r_0, put d_0 \rangle,$$

$$\langle get r_1, put g_1, get r_1, put g_1 \rangle,$$

$$\langle get r_1, put d_1 \rangle \rangle$$

- 4Φ grant cycles
- \cdot 2 Φ deny cycles
- · functional programming operators (fold, map, lists)



Building blocks

The SHUNT primitive has two modes of operation.


· normal mode

shunting mode




The SHUNT primitive has two modes of operation.

- · normal mode can either
 - relay left to right and stay normal
- shunting mode




The SHUNT primitive has two modes of operation.


- normal mode can either
 - relay left to right and stay normal
 - relay top to bottom and change modes
- shunting mode





The SHUNT primitive has two modes of operation.


- normal mode can either
 - relay left to right and stay normal
 - relay top to bottom and change modes
- · shunting mode must always
 - relay left to bottom exactly once
 - change back to normal mode



































- $ri \rightarrow ro$
- $ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- \cdot $ci \rightarrow co \rightarrow pi \rightarrow po$
- $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- $ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- $ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- $ci \rightarrow co \rightarrow pi \rightarrow po$
- $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- $\cdot \ ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$




- $ri \rightarrow ro$
- \cdot $ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$





- $ri \rightarrow ro$
- $\cdot \ ci \rightarrow co \rightarrow pi \rightarrow po$
- \cdot $ci \rightarrow co \rightarrow ri \rightarrow po \rightarrow pi \rightarrow d$





hierarchical decomposition




















mesh




quadratic space, linear time

crossbar




quadratic space, \log^2 time

tree




linear space, logarithmic time

tree




linear space, logarithmic time

token ring




linear space, linear time (sort of)

token ring




linear space, linear time (sort of)


token ring




token ring




token ring




token ring




token ring



token ring



Sequencers




an arbiter with 2Φ ports and a shared acknowledgment terminal




State Based Synthesis


$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \big\rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \big\rangle \right) \end{split}$$




$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \big\rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \big\rangle \right) \end{split}$$




$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \rangle, (\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \rangle, (\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \rangle \right) \end{split}$$




$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \big\rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \big\rangle \right) \end{split}$$





$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \rangle, (\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \rangle, (\digamma \, \mathsf{seq} \,) \, \langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \rangle \right) \end{split}$$




$$\begin{split} P_0 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, c, P_0 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, e, P_1 \big\rangle \right) \\ P_1 & \equiv \mathsf{alt} \, \left((\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, b, \mathsf{put} \, f, P_1 \big\rangle, (\digamma \, \mathsf{seq} \,) \, \big\langle \mathsf{get} \, a, \mathsf{put} \, d, P_0 \big\rangle \right) \end{split}$$









concurrent inputs require at least one sequencer



- · concurrent inputs require at least one sequencer
- · initial non-quiescence requires a PUSH in a different place




- · concurrent inputs require at least one sequencer
- · initial non-quiescence requires a PUSH in a different place
- non-deterministically concurrent inputs require feedback




- · concurrent inputs require at least one sequencer
- · initial non-quiescence requires a PUSH in a different place
- non-deterministically concurrent inputs require feedback
- tons of optimizations possible


When an input burst contains another from the same state




When an input burst contains another from the same state




When an input burst contains another from the same state




When an input burst contains another from the same state




When an input burst contains another from the same state




When an input burst contains another from the same state





When an input burst contains another from the same state



When an input burst contains another from the same state







Limitations of state based synthesis

- exponential time and space to compute transducers
- feasibility only for small specifications
- · results not always as good as manual

However, state based synthesis can serve as the base case of a recursive algorithm for direct mapping synthesis.




Direct Mapping Synthesis

Bypassing state enumeration


Simulate token flow through a Petri net by signals in a circuit. Use buffers for nodes, wires for arcs, and 4 kinds of interfaces.

- · one transition to many places
- · many transitions to one place
- · many places to one transition
- one place to many transitions


one transition to many places









one transition to many places






Use a FORK!




Use a FORK!


many transitions to one place




many transitions to one place



many transitions to one place




many transitions to one place




Use a MERGE!

many transitions to one place




Use a MERGE!


many places to one transition




many places to one transition



many places to one transition




many places to one transition




Use a JOIN!

many places to one transition




Use a JOIN!


one place to many transitions




one place to many transitions










Use an angelic router!




Use an angelic router!

one place to many transitions


Use an angelic router!

Routing for real




probability of a successfully negotiated token transfer: $\frac{1}{n^{n-1}}$


A feasible protocol



A feasible protocol





A feasible protocol





To-do list


- Precisely describe the transition ⇔ monitor protcol.
- · Design the transition circuit.
- · Design the monitor circuit.







































































- · grantable
- deniable
- · blockable




- grantable
- · deniable
- · blockable




- grantable
- · deniable
- · blockable




- grantable
- · deniable
- · blockable




- grantable
- · deniable
- · blockable




- grantable
- · deniable
- · blockable




- grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- · blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- deniable
- blockable




- · grantable
- · deniable
- blockable



- · grantable
- deniable
- blockable



- · grantable
- deniable
- blockable



To-do list

- ✓ Precisely describe the transition ⇔ monitor protcol.
 - · Design the transition circuit.
 - · Design the monitor circuit.

To-do list

- ✓ Precisely describe the transition ⇔ monitor protcol.
 - · Design the transition circuit.
 - · Design the monitor circuit.

Snapshot the monitor's progress in a structure

$$\begin{pmatrix} d & b \\ w & g \end{pmatrix}$$

- \cdot lock requests from d are deniable
- \cdot lock requests from b are blockable
- \cdot revocation acknowledgments are awaited from w
- \cdot locks will be granted to g after acknowledgments.

Snapshot the monitor's progress in a structure

$$\left(egin{array}{ccc} d & b \ w & g \end{array}
ight)$$

- lock requests from d are deniable
- \cdot lock requests from b are blockable
- \cdot revocation acknowledgments are awaited from w
- \cdot locks will be granted to g after acknowledgments.

Snapshot the monitor's progress in a structure

$$\begin{pmatrix} d & b \\ w & g \end{pmatrix}$$

- \cdot lock requests from d are deniable
- \cdot lock requests from b are blockable
- \cdot revocation acknowledgments are awaited from w
- \cdot locks will be granted to g after acknowledgments.

Snapshot the monitor's progress in a structure

$$\left(egin{array}{ccc} d & b \ w & g \end{array}
ight)$$


- \cdot lock requests from d are deniable
- \cdot lock requests from b are blockable
- \cdot revocation acknowledgments are awaited from w
- \cdot locks will be granted to g after acknowledgments.

Snapshot the monitor's progress in a structure

$$\left(egin{array}{ccc} d & b \ w & g \end{array}
ight)$$

- \cdot lock requests from d are deniable
- \cdot lock requests from b are blockable
- \cdot revocation acknowledgments are awaited from w
- \cdot locks will be granted to g after acknowledgments.

Build a graph of them starting from all four sets empty



and edges labeled by process expression snippets.

For each transition i, let

- c_i = the set of transitions sharing preset places with i
- \cdot r_i = the set of revocation requests issued on behalf of i
- \cdot $l_{i0}, l_{i1}, l_{i2} =$ the lock request, grant, and deny signals for i
- h_i = the revocation acknowledgment signal from i.

For each transition i, let

- c_i = the set of transitions sharing preset places with i
- r_i = the set of revocation requests issued on behalf of i
- \cdot $l_{i0}, l_{i1}, l_{i2} =$ the lock request, grant, and deny signals for i
- h_i = the revocation acknowledgment signal from i.

For each transition i, let


- c_i = the set of transitions sharing preset places with i
- r_i = the set of revocation requests issued on behalf of i
- \cdot $l_{i0}, l_{i1}, l_{i2} =$ the lock request, grant, and deny signals for i
- h_i = the revocation acknowledgment signal from i.


For each transition i, let


- c_i = the set of transitions sharing preset places with i
- r_i = the set of revocation requests issued on behalf of i
- \cdot $l_{i0}, l_{i1}, l_{i2} =$ the lock request, grant, and deny signals for i
- h_i = the revocation acknowledgment signal from i.


For each transition i, let


- c_i = the set of transitions sharing preset places with i
- \cdot r_i = the set of revocation requests issued on behalf of i
- \cdot $l_{i0}, l_{i1}, l_{i2} =$ the lock request, grant, and deny signals for i
- h_i = the revocation acknowledgment signal from i.






































- m is a vertex $\langle d, b, w, g \rangle \in \mathcal{D}(G)$
- \cdot e is the adjacency set of all pairs (p,n) with
 - \cdot a vertex n adjacent to m
 - \cdot the list p of processes along the edge from m to n

- m is a vertex $\langle d, b, w, g \rangle \in \mathcal{D}(G)$
- \cdot e is the adjacency set of all pairs (p,n) with
 - \cdot a vertex n adjacent to m
 - \cdot the list p of processes along the edge from m to n

- m is a vertex $\langle d, b, w, g \rangle \in \mathcal{D}(G)$
- \cdot e is the adjacency set of all pairs (p,n) with
 - \cdot a vertex n adjacent to m
 - \cdot the list p of processes along the edge from m to n

- m is a vertex $\langle d, b, w, g \rangle \in \mathcal{D}(G)$
- \cdot e is the adjacency set of all pairs (p,n) with
 - a vertex n adjacent to m
 - \cdot the list p of processes along the edge from m to n

- m is a vertex $\langle d, b, w, g \rangle \in \mathcal{D}(G)$
- \cdot e is the adjacency set of all pairs (p,n) with
 - \cdot a vertex n adjacent to m
 - \cdot the list p of processes along the edge from m to n

Let $\hat{m} \in \{0 \dots |G|-1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

(m, e)

Let $\hat{m} \in \{0 \dots |G|-1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$(m,\{(p,n)\ldots(q,r)\})$$

Let $\hat{m} \in \{0 \dots |G| - 1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$(m, \{ (\langle p_0 \dots p_{|p|-1} \rangle, n), \\ \vdots \\ (\langle q_0 \dots q_{|q|-1} \rangle, r) \})$$

Let $\hat{m} \in \{0 \dots |G| - 1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$\begin{array}{rcl} H_{\hat{m}} &=& \lambda P. \; (\digamma \; \mathsf{alt} \,) \, \big\langle \\ & (\digamma \; \mathsf{seq} \,) \, \big\langle p_0 \dots p_{|p|-1}, P_{\hat{n}} \big\rangle, \\ & & \vdots \\ & (\digamma \; \mathsf{seq} \,) \, \big\langle q_0 \dots q_{|q|-1}, P_{\hat{r}} \big\rangle \big\rangle \end{array}$$

Let $\hat{m} \in \{0 \dots |G|-1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$\begin{array}{rcl} H_{\hat{m}} &=& \lambda P. \; (\digamma \; \mathrm{alt} \,) \, \langle \\ & (\digamma \; \mathrm{seq} \,) \; (p \, \sqcap \, \langle P_{\hat{n}} \rangle), \\ & & \vdots \\ & (\digamma \; \mathrm{seq} \,) \; (q \, \sqcap \, \langle P_{\hat{r}} \rangle) \rangle \end{array}$$

Let $\hat{m} \in \{0 \dots |G| - 1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$H_{\hat{m}} = \lambda P. \left(\digamma \operatorname{alt} \right) \left(\bigcup_{(p,n) \in e} \left\{ \left(\digamma \operatorname{seq} \right) \left(p \sqcap \left\langle P_{\hat{n}} \right\rangle \right) \right\} \right)^{\circ -1}$$

Let $\hat{m} \in \{0 \dots |G| - 1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$H_{\hat{m}} = \lambda P. \left(F \text{ alt} \right) \left(\bigcup_{(p,n) \in e} \left\{ \left(F \text{ seq} \right) \left(p \sqcup \langle P_{\hat{n}} \rangle \right) \right\} \right)^{\circ -1}$$

in a system $H\in (\mathbb{D}^{|G|}\to \mathbb{D})^{|G|}$ of recurrences solvable for a fixed point $X\in \mathbb{D}^{|G|}$ such that for all i<|H|

$$X_i \equiv H_i X.$$

Let $\hat{m} \in \{0 \dots |G| - 1\}$ denote the lexicographic ordinal of a vertex m with respect to $\mathcal{D}(G)$. Then each vertex determines

$$H_{\hat{m}} = \lambda P. \left(F \text{ alt} \right) \left(\bigcup_{(p,n) \in e} \left\{ \left(F \text{ seq} \right) \left(p \sqcup \langle P_{\hat{n}} \rangle \right) \right\} \right)^{\circ -1}$$

in a system $H\in (\mathbb{D}^{|G|}\to \mathbb{D})^{|G|}$ of recurrences solvable for a fixed point $X\in \mathbb{D}^{|G|}$ such that for all i<|H|

$$X_i \equiv H_i X$$
.

The monitor process (to be synthesized) is the initial term X_0 .

Solving for a fixed point

For a list of recurrences $H = \langle H_0 \dots H_{|H|-1} \rangle \in (\mathbb{D}^* \to \mathbb{D})^*$ derive

$$H \circlearrowleft i = \langle H_i \dots H_{|H|-1} \rangle \sqcup \langle H_1 \dots H_{i-1} \rangle$$

from H by deleting H_0 and rolling H_i to the head. Let

$$H' = \langle H \circlearrowleft 1, H \circlearrowleft 2, \dots, H \circlearrowleft |H| - 1 \rangle$$

denote the list of values of $H \lesssim i$ for 0 < i < |H|. Then

$$\dot{\Upsilon}(H) = \begin{cases} \text{ fix } \lambda p. \ H_0 \langle p \rangle & \text{if } |H| = 1 \\ \text{ fix } \lambda p. \ H_0(p: \dot{\Upsilon} \ (\lambda h. \ h \circ \lambda q. \ p: q)^* \ H') & \text{otherwise} \end{cases}$$

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\sigma} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\sigma} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\sigma} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\boldsymbol{\mho}}\xspace x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\boldsymbol{\sigma}} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \mathrm{if} \; \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \mathrm{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\sigma} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

$$\mathrm{DMS}(x) = \left\{ \begin{array}{ll} \mathrm{SBS} \; x & \text{if } \|x\| < K_s \\ (\Omega \; \mathrm{DMS}) \; \mho \; x & \text{otherwise} \end{array} \right.$$

- DMs recursively synthesizes a circuit by direct mapping.
- SBS x is the state based synthetic form of a process x.
- ||x|| is a proxy for the cost of computing SBS x.
- K_s is the (freely adjustable!) cost budget.
- $\ensuremath{\boldsymbol{\mho}} x$ is the process x decomposed into smaller parts.
- $(\Omega f) y$ is the combined effect of f on each part of y.

For example, let ||x|| equal the number of places in the Petri net model of x with $K_s = 20$ for a cutoff under 2^{20} markings.

References

https://www.delayinsensitive.com

– full details on everything in this presentation

https://www.cs.upc.edu/~jordicf/gavina/BIB/files/lcpn04_synth.pdf

- on direct mapping synthesis

https://csl.yale.edu/~rajit/ps/aer.pdf

– on token rings and trees for neural networks

http://ccr.sigcomm.org/archive/1995/jan95/ccr-9501-nagle84.pdf

- on the small packet problem

Thank You

Appendix

Network combining forms

